![]() |
![]() |
PCB Design Optimization Starts in the CAD Library |
Post Reply ![]() |
Page 123> |
Author | |
Nick B ![]() Admin Group ![]() Joined: 02 Jan 2012 Status: Offline Points: 1937 |
![]() ![]() ![]() ![]() ![]() Posted: 20 Jul 2012 at 9:32am |
PCB Design Optimization (updated September 5, 2013)
This 149-page Presentation is absolutely FREE!
Just make sure you are logged in to the forum and click this link:
![]() ![]() (first 25 slides of the 146-slide presentation are shown below)
The following document represents every Surface Mount component family in the PCB Library Expert with graphic illustrations of every 3D STEP model, example Footprint with Silkscreen and updated Solder Joint Goal Tables: |
|
![]() |
|
![]() |
|
konraditen ![]() Active User ![]() ![]() Joined: 26 Mar 2012 Location: Vancouver, BC Status: Offline Points: 37 |
![]() ![]() ![]() ![]() ![]() |
thanks for the share.
Konrad
|
|
![]() |
|
Nick B ![]() Admin Group ![]() Joined: 02 Jan 2012 Status: Offline Points: 1937 |
![]() ![]() ![]() ![]() ![]() |
No problem at all!
Feel free to click ![]() ![]() |
|
![]() |
|
Nick B ![]() Admin Group ![]() Joined: 02 Jan 2012 Status: Offline Points: 1937 |
![]() ![]() ![]() ![]() ![]() |
This presentation has been updated!!
Just make sure you are logged in to the forum and click this link (same as the link above): PCB Design Optimization Presentation |
|
![]() |
|
tinghai899220 ![]() New User ![]() Joined: 30 Oct 2012 Location: china Status: Offline Points: 1 |
![]() ![]() ![]() ![]() ![]() |
thanks
|
|
![]() |
|
Blueprint ![]() New User ![]() ![]() Joined: 03 Jan 2013 Location: Guangdong Status: Offline Points: 8 |
![]() ![]() ![]() ![]() ![]() |
Thanks !
|
|
![]() |
|
ijossa ![]() New User ![]() ![]() Joined: 17 Oct 2012 Location: Germany Status: Offline Points: 1 |
![]() ![]() ![]() ![]() ![]() |
Thanks! Very good overview!
|
|
![]() |
|
rushway ![]() New User ![]() Joined: 22 Nov 2012 Status: Offline Points: 1 |
![]() ![]() ![]() ![]() ![]() |
Great! This is one of the most excellent document I have read. |
|
![]() |
|
budnoel ![]() Active User ![]() ![]() Joined: 16 Mar 2012 Status: Offline Points: 17 |
![]() ![]() ![]() ![]() ![]() |
Hello - We have been creating our standard library component padstacks with a one-to-one relationship between the pad size and the Soldermask size. On our fabrication drawing we then include the following note: "RESIZING FOR OPTIMAL MASK CLEARANCE TO CONDUCTIVE FEATURES PERMISSIBLE." Is this the best approach or should we be internally adjusting our SM to Pad clearances for each design before we release them for fabrication?
|
|
![]() |
|
Tom H ![]() Admin Group ![]() ![]() Joined: 05 Jan 2012 Location: San Diego, CA Status: Offline Points: 5752 |
![]() ![]() ![]() ![]() ![]() |
You're on the right track. When I tour manufacturing facilities and that question always comes up and the answer is always the same. Please provide all solder mask features 1:1 scale so we have a known starting point to swell the mask to fit your PCB trace/space technology and our fabrication tolerance.
"The Solder Mask provided in the Gerber data can be swelled to accomodate your manufacturing tolerances. Do not expose any traces, vias or copper pour." There a many different ways to word this fabrication note, so I would discuss it with the fabrication shop to get their feedback. I have noticed in many CAD tools that they provide a global solder mask swell for pad features, but if you do this, I would also notify fabrication what you did. |
|
![]() |
Post Reply ![]() |
Page 123> |
Tweet |
Forum Jump | Forum Permissions ![]() You cannot post new topics in this forum You cannot reply to topics in this forum You cannot delete your posts in this forum You cannot edit your posts in this forum You cannot create polls in this forum You cannot vote in polls in this forum |