PCB Libraries Forum Homepage
Forum Home Forum Home > Libraries > PCB Library Construction Guidelines
  New Posts New Posts RSS Feed - PCB Design Optimization Starts in the CAD Library
  FAQ FAQ  Forum Search   Events   Register Register  Login Login

PCB Design Optimization Starts in the CAD Library

 Post Reply Post Reply Page  123>
Author
Message
Nick B View Drop Down
Admin Group
Admin Group


Joined: 02 Jan 2012
Status: Offline
Points: 1909
Post Options Post Options   Thanks (28) Thanks(28)   Quote Nick B Quote  Post ReplyReply Direct Link To This Post Topic: PCB Design Optimization Starts in the CAD Library
    Posted: 20 Jul 2012 at 9:32am
PCB Design Optimization (updated September 5, 2013)
This 149-page Presentation is absolutely FREE!
 
Just make sure you are logged in to the forum and click this link:
  PCB Design Optimization Presentation
 
(first 25 slides of the 146-slide presentation are shown below)


The following document represents every Surface Mount component family in the PCB Library Expert with graphic illustrations of every 3D STEP model, example Footprint with Silkscreen and updated Solder Joint Goal Tables:

The Library Expert's Surface Mount Component Families

Stay connected - follow us! X - LinkedIn
Back to Top
Back to Top
konraditen View Drop Down
Active User
Active User
Avatar

Joined: 26 Mar 2012
Location: Vancouver, BC
Status: Offline
Points: 37
Post Options Post Options   Thanks (4) Thanks(4)   Quote konraditen Quote  Post ReplyReply Direct Link To This Post Posted: 20 Jul 2012 at 10:52am
thanks for the share.

Konrad
Back to Top
Nick B View Drop Down
Admin Group
Admin Group


Joined: 02 Jan 2012
Status: Offline
Points: 1909
Post Options Post Options   Thanks (3) Thanks(3)   Quote Nick B Quote  Post ReplyReply Direct Link To This Post Posted: 20 Jul 2012 at 11:08am
No problem at all!

Feel free to click    Thanks    for posts you like - keeps the forum cleaner. It also gets forum users more points.  Smile

Back to Top
Nick B View Drop Down
Admin Group
Admin Group


Joined: 02 Jan 2012
Status: Offline
Points: 1909
Post Options Post Options   Thanks (4) Thanks(4)   Quote Nick B Quote  Post ReplyReply Direct Link To This Post Posted: 13 Oct 2012 at 7:32pm
This presentation has been updated!!
Just make sure you are logged in to the forum and click this link (same as the link above):
PCB Design Optimization Presentation
Back to Top
tinghai899220 View Drop Down
New User
New User


Joined: 30 Oct 2012
Location: china
Status: Offline
Points: 1
Post Options Post Options   Thanks (0) Thanks(0)   Quote tinghai899220 Quote  Post ReplyReply Direct Link To This Post Posted: 30 Oct 2012 at 4:38am
thanks
Back to Top
Blueprint View Drop Down
New User
New User
Avatar

Joined: 03 Jan 2013
Location: Guangdong
Status: Offline
Points: 8
Post Options Post Options   Thanks (0) Thanks(0)   Quote Blueprint Quote  Post ReplyReply Direct Link To This Post Posted: 07 Jan 2013 at 5:21pm
Thanks !
Back to Top
ijossa View Drop Down
New User
New User
Avatar

Joined: 17 Oct 2012
Location: Germany
Status: Offline
Points: 1
Post Options Post Options   Thanks (0) Thanks(0)   Quote ijossa Quote  Post ReplyReply Direct Link To This Post Posted: 13 Feb 2013 at 9:54am
Thanks! Very good overview!
Back to Top
rushway View Drop Down
New User
New User


Joined: 22 Nov 2012
Status: Offline
Points: 1
Post Options Post Options   Thanks (0) Thanks(0)   Quote rushway Quote  Post ReplyReply Direct Link To This Post Posted: 26 Mar 2013 at 8:37pm

Great! This is one of the most excellent document I have read.

Back to Top
budnoel View Drop Down
Active User
Active User
Avatar

Joined: 16 Mar 2012
Status: Offline
Points: 17
Post Options Post Options   Thanks (0) Thanks(0)   Quote budnoel Quote  Post ReplyReply Direct Link To This Post Posted: 17 Jun 2013 at 5:36am
Hello - We have been creating our standard library component padstacks with a one-to-one relationship between the pad size and the Soldermask size.  On our fabrication drawing we then include the following note: "RESIZING FOR OPTIMAL MASK CLEARANCE TO CONDUCTIVE FEATURES PERMISSIBLE."  Is this the best approach or should we be internally adjusting our SM to Pad clearances for each design before we release them for fabrication?
Back to Top
Tom H View Drop Down
Admin Group
Admin Group
Avatar

Joined: 05 Jan 2012
Location: San Diego, CA
Status: Offline
Points: 5718
Post Options Post Options   Thanks (0) Thanks(0)   Quote Tom H Quote  Post ReplyReply Direct Link To This Post Posted: 17 Jun 2013 at 6:30am
You're on the right track. When I tour manufacturing facilities and that question always comes up and the answer is always the same. Please provide all solder mask features 1:1 scale so we have a known starting point to swell the mask to fit your PCB trace/space technology and our fabrication tolerance.
 
"The Solder Mask provided in the Gerber data can be swelled to accomodate your manufacturing tolerances. Do not expose any traces, vias or copper pour."
 
There a many different ways to word this fabrication note, so I would discuss it with the fabrication shop to get their feedback.
 
I have noticed in many CAD tools that they provide a global solder mask swell for pad features, but if you do this, I would also notify fabrication what you did.
 
 
 
Back to Top
 Post Reply Post Reply Page  123>

Forum Jump Forum Permissions View Drop Down



This page was generated in 0.203 seconds.