<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : General Discussion</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : General Discussion : Last 10 Posts]]></description>
  <pubDate>Thu, 09 Apr 2026 19:49:03 +0000</pubDate>
  <lastBuildDate>Mon, 14 Jul 2025 07:52:08 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>30</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_topic_feed.asp?FID=41</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[General Discussion : X2 Cap]]></title>
   <link>https://www.PCBLibraries.com/forum/x2-cap_topic3501_post13911.html#13911</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> X2 Cap<br /><strong>Posted:</strong> 14 Jul 2025 at 7:52am<br /><br />Can you attach a link the the URL datasheet?<div><br></div>]]>
   </description>
   <pubDate>Mon, 14 Jul 2025 07:52:08 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/x2-cap_topic3501_post13911.html#13911</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : X2 Cap]]></title>
   <link>https://www.PCBLibraries.com/forum/x2-cap_topic3501_post13910.html#13910</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=16582">mhike08</a><br /><strong>Subject:</strong> X2 Cap<br /><strong>Posted:</strong> 14 Jul 2025 at 12:14am<br /><br />Hello,<div>I would like to ask if you have a experience to have a X2 cap with big Pitch tolerances and It will not mounted properly in the PCB?</div><div><br></div><div>Is there any documents or computation for the slot to be use?&nbsp;</div><div>Can any one help me on this? Kindly share your experience.</div><div>Thank you.</div><div><br></div><div><img src="" border="0" /><img src="" border="0" /></div>]]>
   </description>
   <pubDate>Mon, 14 Jul 2025 00:14:02 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/x2-cap_topic3501_post13910.html#13910</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : D-Sub Male / Female Connector]]></title>
   <link>https://www.PCBLibraries.com/forum/dsub-male-female-connector_topic3442_post13871.html#13871</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> D-Sub Male / Female Connector<br /><strong>Posted:</strong> 06 May 2025 at 5:34pm<br /><br />We just added a new feature in V25.07 pre-release.&nbsp;<div><br></div><div>FP Designer now allows you to window select a row of pins or multiple rows of pins and group move in the 'X' or 'Y' direction.&nbsp;</div><div><br></div><div>Glad you suggested this feature.&nbsp;</div><div><br></div>]]>
   </description>
   <pubDate>Tue, 06 May 2025 17:34:24 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/dsub-male-female-connector_topic3442_post13871.html#13871</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : Intended Stencil Thickness per IPC Standards]]></title>
   <link>https://www.PCBLibraries.com/forum/intended-stencil-thickness-per-ipc-standards_topic3472_post13802.html#13802</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> Intended Stencil Thickness per IPC Standards<br /><strong>Posted:</strong> 20 Feb 2025 at 4:50pm<br /><br />0.125 mm is a standard paste mask stencil thickness.&nbsp;<div><br></div><div>But microminiature footprints might have the stencil thinned to 0.10 mm.&nbsp;</div><div><br></div><div>IPC-7525C Stencil Design Guidelines is the leading document.&nbsp;</div><div><br></div><div>Rounded Rectangle apertures help stencil release for lead-free solder alloys.</div><div><br></div><div><img src="uploads/3/Paste_Mask_Stencil_11.png" height="409" width="342" border="0" /><br></div><div><br></div><div><img src="uploads/3/Paste_Mask_Stencil_2_2017-06-08_07-53-14.png" height="503" width="349" border="0" /><br></div><div>&nbsp;</div>]]>
   </description>
   <pubDate>Thu, 20 Feb 2025 16:50:04 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/intended-stencil-thickness-per-ipc-standards_topic3472_post13802.html#13802</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : Intended Stencil Thickness per IPC Standards]]></title>
   <link>https://www.PCBLibraries.com/forum/intended-stencil-thickness-per-ipc-standards_topic3472_post13801.html#13801</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=18943">rweber</a><br /><strong>Subject:</strong> Intended Stencil Thickness per IPC Standards<br /><strong>Posted:</strong> 20 Feb 2025 at 11:28am<br /><br /><div><span style=": var--darkreader--ffffff, #181a1b; color: var--darkreader-text-000000, #e8e6e3; --darkreader-inline-: var--darkreader-bg--darkreader--ffffff, var--darkreader--181a1b, #131516; --darkreader-inline-color: var--darkreader-text--darkreader-text-000000, var--darkreader-text-e8e6e3, #d8d4cf;" -darkreader-inline-="" -darkreader-inline-color="">Using the IPC standards used by Footprint Expert, is there an intended stencil thickness being considered?</span></div><div><br></div><div>Stencil thickness is relevant since it is a factor in the volume of paste deposited, and the aperture area ratio/aspect ratio affecting paste release.</div><div><br></div><div>For example, I often see example stencil designs on Texas Instruments datasheets that are given for a 0.125mm stencil thickness.</div><div><br></div><div><img src="" border="0" /></div>]]>
   </description>
   <pubDate>Thu, 20 Feb 2025 11:28:37 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/intended-stencil-thickness-per-ipc-standards_topic3472_post13801.html#13801</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : SODFL &amp; SOTFL]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13700.html#13700</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> SODFL &amp; SOTFL<br /><strong>Posted:</strong> 26 Nov 2024 at 11:23am<br /><br />SOD is Gull Wing leads:&nbsp;<div><br></div><div><img src="uploads/3/SOD_3D.png" height="169" width="227" border="0" /><br></div><div><br></div><div>SODFL is Flat Leads:&nbsp;</div><div><br></div><div><img src="uploads/3/SODFL_3D.png" height="169" width="227" border="0" /><br></div><div><br></div><div>BTC (Bottom Terminal Component) = QFN, SON, PQFN, PSON, BGA, LGA. CGA, etc.</div><div><br></div>]]>
   </description>
   <pubDate>Tue, 26 Nov 2024 11:23:37 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13700.html#13700</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : D-Sub Male / Female Connector]]></title>
   <link>https://www.PCBLibraries.com/forum/dsub-male-female-connector_topic3442_post13694.html#13694</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=17751">wheelee</a><br /><strong>Subject:</strong> D-Sub Male / Female Connector<br /><strong>Posted:</strong> 14 Nov 2024 at 6:50pm<br /><br />how to shift the middle pins on this 3 layer pad config, thanks<div><img src="uploads/17751/dsub.JPG" height="276" width="1000" border="0" /></div>]]>
   </description>
   <pubDate>Thu, 14 Nov 2024 18:50:59 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/dsub-male-female-connector_topic3442_post13694.html#13694</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : SODFL &amp; SOTFL]]></title>
   <link>https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13684.html#13684</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=18769">MGOS</a><br /><strong>Subject:</strong> SODFL &amp; SOTFL<br /><strong>Posted:</strong> 23 Oct 2024 at 1:39am<br /><br /><table width="99%"><tr><td class="BBquote"><img src="forum_images/quote_box.png" title="Originally posted by Tom H" alt="Originally posted by Tom H" style="vertical-align: text-bottom;" /> <strong>Tom H wrote:</strong><br /><br />It's the same concept.</td></tr></table> <br><div><br></div><div>Apologies for hijacking this thread, but I'd rather ask here then create a new thread for the same SODFL package type, if that is OK.<br><br>I have some difficulties classifying this type of components as to IPC standard (IPC-A-610J, class 3); mainly, is there a definite type to which they belong and I can check during PCB inspection? For instance, based on figures and specs I could classify as:<br><ul style="margin-top:0;margin-bottom:0;" ="disc"><li style="font-size:11pt;font-family:Calibri,sans-serif;margin:0;"><span style="font-family:Aptos,sans-serif;" lang="en-GB" -olk-copy-source="Message">Flat Gull wing leads -&gt; mentions SOD (not SODFL specifically),<br></span></li><li style="font-size:11pt;font-family:Calibri,sans-serif;margin:0;"><span style="font-family:Aptos,sans-serif;" lang="en-GB">Flat lug leads -&gt; J version has added an image of LED (Figure 8-140), whilst pin looks similar to SODFL pin or<br></span></li><li style="font-size:11pt;font-family:Calibri,sans-serif;margin:0;"><span style="font-family:Aptos,sans-serif;" lang="en-GB">BTC -&gt; whilst image also look similar to SODFL pins (in regards to Figure 8-161)<br></span></li></ul><div><br></div><div>I know text has precedence to images that is why I am asking this to finally sort this out for me. Thank you for information.<br></div></div>]]>
   </description>
   <pubDate>Wed, 23 Oct 2024 01:39:32 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/sodfl-sotfl_topic3244_post13684.html#13684</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : Which PCB Design Software is the Best?]]></title>
   <link>https://www.PCBLibraries.com/forum/which-pcb-design-software-is-the-best_topic3020_post13656.html#13656</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=18667">circuits</a><br /><strong>Subject:</strong> Which PCB Design Software is the Best?<br /><strong>Posted:</strong> 10 Sep 2024 at 7:05am<br /><br />Hey There,<div><br></div><div>I have written the article related to this topic you can checkout here - <b><a href="https://discrete.co.in/blog/list-of-best-pcb-design-software-and-tools" target="_blank" rel="nofollow">Best PCB Design Software</a></b></div><div><br></div><div>In this guide, you will find the best PCB design softwares</div>]]>
   </description>
   <pubDate>Tue, 10 Sep 2024 07:05:04 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/which-pcb-design-software-is-the-best_topic3020_post13656.html#13656</guid>
  </item> 
  <item>
   <title><![CDATA[General Discussion : Naming Convention Example SOT23]]></title>
   <link>https://www.PCBLibraries.com/forum/naming-convention-example-sot23_topic3408_post13600.html#13600</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=18653">vdamico7</a><br /><strong>Subject:</strong> Naming Convention Example SOT23<br /><strong>Posted:</strong> 07 Aug 2024 at 8:15am<br /><br /><div><div>Ok ok, the difference is that you are seeing the measures of SOT-SC70 and I'm seeing the measures of SOT-23 in the datasheet.&nbsp;</div><div><br></div><div>I saw that the PN details, in reality, the REF3318AIDCKT is a SOT-SC70.</div><div><br></div><div>At first, I saw the SOT-23 indications directly on the datasheet, because the physical description in the SW of the part number indicates an SOT-23.</div><div><br></div><div>Thanks!!<img src="https://www.PCBLibraries.com/forum/smileys/smiley17.gif" border="0" alt="T&#111;ngue" title="T&#111;ngue" /></div><div><br></div><div><br></div></div>]]>
   </description>
   <pubDate>Wed, 07 Aug 2024 08:15:11 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/naming-convention-example-sot23_topic3408_post13600.html#13600</guid>
  </item> 
 </channel>
</rss>