PCB Libraries Forum : Nominal Epad vs Max Epad https://www.PCBLibraries.com/forum/ Mon, 20 Apr 2026 22:41:18 +0000 Wed, 27 Nov 2019 09:06:20 +0000 http://blogs.law.harvard.edu/tech/rss Web Wiz Forums 12.07 360 https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=2530 <![CDATA[PCB Libraries Forum]]> https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif https://www.PCBLibraries.com/forum/ <![CDATA[Nominal Epad vs Max Epad : The component mfr. creates a reference...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10511.html#10511 Author: Tom H
Subject: 2530
Posted: 27 Nov 2019 at 9:06am

The component mfr. creates a reference design to test the circuitry and heat flow.   

They also create a PCB with multiple land patterns and run shock, vibration and thermal cycle tests. The last part on the PCB is the land pattern they recommend.

Not every mfr. does this, but how do you know which one did.

Since IPC never created any test boards to validate the 7351 guideline for solder joint goals there is no conclusive evidence that the solder joint goals in the guideline are optimized for the best assembly attachment.

However, there was a lot of highly educated guesses but after taking the IPC-J-STD-001 training course and CIT certification, I found out that 7351 does not adhere to the J-STD-001 solder joint goal acceptance for assembly.

So, I tend to use the mfr. recommended pattern, hoping they ran the necessary tests so that my PCB has the best performance.

IPC-7351 is good for when the mfr. does not provide a recommended pattern.

Also, I always use the recommended pattern for all connectors and non-standard packages.
]]> Wed, 27 Nov 2019 09:06:20 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10511.html#10511 <![CDATA[Nominal Epad vs Max Epad : The part I&#039;m looking at is...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10510.html#10510 Author: cc_ds
Subject: 2530
Posted: 27 Nov 2019 at 3:26am

The part I'm looking at is a EEPROM, very low heat dissipation.
On Semiconductor: CAT24C64HU4I−GT3

The reasons you list above are a good argument to use nominal values.
I find it surprising why manufacturer would recommend EP pad size larger than max value.

Would you recommend to use the manufacturer recommended land patter for this part?
]]> Wed, 27 Nov 2019 03:26:09 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10510.html#10510 <![CDATA[Nominal Epad vs Max Epad : Some electronic semiconductors...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10509.html#10509 Author: Tom H
Subject: 2530
Posted: 26 Nov 2019 at 9:51am

Some electronic semiconductors generate more Heat than others. Therefore, the mfr. will recommend a larger thermal pad than nominal.

This happens a lot in Texas Instruments recommended patterns.

Listen the mfr.

]]> Tue, 26 Nov 2019 09:51:27 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10509.html#10509 <![CDATA[Nominal Epad vs Max Epad : Tom H wrote:You need to show...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10508.html#10508 Author: cc_ds
Subject: 2530
Posted: 26 Nov 2019 at 5:35am

Originally posted by Tom H Tom H wrote:

You need to show us a component mfr. datasheet that recommends a maximum pad size. We built 2 million parts for POD and could not find any mfr. using Maximum pad size dimensions. 

I found a part from On Semiconductor: CAT24C64HU4I−GT3
In the datasheet they show a recommended land pattern.
There the EP pad dimension is larger than the max values.

In the same datasheet they also reefer to another document.
https://www.onsemi.com/pub/Collateral/SOLDERRM-D.PDF
And there they write:

Originally posted by Onsemi Onsemi wrote:

Based on thecase outline’s “nominal” package footprint dimensions, thePCB mounting pads need to be larger than the nominalpackage footprint
]]> Tue, 26 Nov 2019 05:35:40 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10508.html#10508 <![CDATA[Nominal Epad vs Max Epad : Yes you are correct about Jedec...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10403.html#10403 Author: lsday
Subject: 2530
Posted: 17 Sep 2019 at 2:58pm

Yes you are correct about Jedec and vendors. Thanks Tom!]]> Tue, 17 Sep 2019 14:58:03 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10403.html#10403 <![CDATA[Nominal Epad vs Max Epad : We (PCB Libraries, Inc.) created...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10402.html#10402 Author: Tom H
Subject: 2530
Posted: 17 Sep 2019 at 2:12pm

We (PCB Libraries, Inc.) created LP Wizard back in 2004. 

Library Expert allows the user to enter any dimensional data that you want, both for the physical component and the Land Pattern. 

The end user has options to oversize, under-size or exact size. Whatever you want. 

No component manufacturer uses JEDEC package dimensions verbatim. We already proved that via our research. 

JEDEC seems to be like a Guideline. 

]]> Tue, 17 Sep 2019 14:12:19 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10402.html#10402 <![CDATA[Nominal Epad vs Max Epad : Thank you for your response....]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10401.html#10401 Author: lsday
Subject: 2530
Posted: 17 Sep 2019 at 1:44pm

Thank you for your response. The old LP Wizard calculated them to max and we still have cells with those size pads. We also still use land patterns per JEDEC OUTLINES. We do not create cells for every vendor. We reuse if we think it fits.]]> Tue, 17 Sep 2019 13:44:58 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10401.html#10401 <![CDATA[Nominal Epad vs Max Epad : Several reasons:Most component...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10400.html#10400 Author: Tom H
Subject: 2530
Posted: 17 Sep 2019 at 12:37pm

Several reasons:
  1. Most component manufacturer's recommended land pattern use the Nominal dimensions for the Thermal Pad size. This is probably the most important reason. 
  2. There is a Rule of 0.20 mm gap between the Signal Pads and the Thermal Pad. Many times when you make the Thermal Pad Maximum, it violates this rule. When the Spacing Rule is violated, Library Expert will alert you that it's trimming the Signal Pads to obey the Spacing Rule.
  3. Most component manufacturer's make the Thermal Tab Nominal or less. It's very rare that it comes in the MMC. 
  4. If the Thermal Pad is Maximum and the solder volume is 60%, there's more solder than what's required to secure the Thermal Tab to the PCB. This also creates solder voids. 
  5. Excess (to much) Pad allows the package to float around during reflow oven. The main goal is to prevent package movement during assembly to achieve the best soldering result. This is why the component mfr.'s recommend the nominal pad size. The manufacturer builds extensive test boards and reference designs. 
You need to show us a component mfr. datasheet that recommends a maximum pad size. We built 2 million parts for POD and could not find any mfr. using Maximum pad size dimensions. 

]]> Tue, 17 Sep 2019 12:37:11 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10400.html#10400 <![CDATA[Nominal Epad vs Max Epad : Question: Why does the Library...]]> https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10399.html#10399 Author: lsday
Subject: 2530
Posted: 17 Sep 2019 at 12:15pm

Question: Why does the Library Expert calculate the Exposed center pad padstack to nominal instead of max? ]]> Tue, 17 Sep 2019 12:15:13 +0000 https://www.PCBLibraries.com/forum/nominal-epad-vs-max-epad_topic2530_post10399.html#10399