<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : Thermal Relief for SMD components</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : General Discussion : Thermal Relief for SMD components]]></description>
  <pubDate>Mon, 20 Apr 2026 17:49:26 +0000</pubDate>
  <lastBuildDate>Thu, 11 Jul 2013 12:13:36 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>360</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_post_feed.asp?TID=1009</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[Thermal Relief for SMD components :  At Artwork Master in Italy -...]]></title>
   <link>https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3863.html#3863</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 1009<br /><strong>Posted:</strong> 11 Jul 2013 at 12:13pm<br /><br />At Artwork Master in Italy - <div>&nbsp;</div><div>The via-in-pad is when a SMT pad has a via in it and the GND / VCC connection is on the inner layer just like a normal through-hole component. </div><div>&nbsp;</div><div>I always "Flood Over" every via in a PCB layout expect those that are via-in-pad will have a thermal relief. </div><div>&nbsp;</div><div>The via-in-pad vias have to be specially marked on the fabrication drawing as they need to be plated, plugged, capped, surface finish and planerized flat so that you cannot tell if there is a hole or not. </div><div>&nbsp;</div><div><img src="uploads/3/Via-in-Pad_Plated_Filled_and_Capped_BGA_Land.png" height="170" width="308" border="0" /></div><div>&nbsp;</div>]]>
   </description>
   <pubDate>Thu, 11 Jul 2013 12:13:36 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3863.html#3863</guid>
  </item> 
  <item>
   <title><![CDATA[Thermal Relief for SMD components : On an HDI board with GND flood...]]></title>
   <link>https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3862.html#3862</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=1092">DaveCowl</a><br /><strong>Subject:</strong> 1009<br /><strong>Posted:</strong> 11 Jul 2013 at 10:55am<br /><br />On an HDI board with GND flood on the top layer, the GND pins on SMD parts do not have vias - they just connect to the plane.<div><br></div><div>For the LT parts you typically have the Vin and Vout (and GND) in pour as well, and the BGA balls are in x/y arrays. So they are connected to the planes on the top layer.</div><div><br></div><div>Certainly for pins that have a trace to a via this is not a concern - I am interested in pins that contact flood, pour or planes on the component layer, usually for GND and VCC pins.</div><div><br></div><div>Thoughts?</div><div><br></div><div>Cheers!</div>]]>
   </description>
   <pubDate>Thu, 11 Jul 2013 10:55:27 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3862.html#3862</guid>
  </item> 
  <item>
   <title><![CDATA[Thermal Relief for SMD components : Hey Tom, can You add a picture...]]></title>
   <link>https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3853.html#3853</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=37">Artwork Master ITALY</a><br /><strong>Subject:</strong> 1009<br /><strong>Posted:</strong> 11 Jul 2013 at 4:46am<br /><br />Hey&nbsp; Tom, can You add a picture of "thermal relief on SMD when via is in pad" ????<br>a picture is better than words to understand the concept...<br>thanks.<br>Livio<br>]]>
   </description>
   <pubDate>Thu, 11 Jul 2013 04:46:56 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3853.html#3853</guid>
  </item> 
  <item>
   <title><![CDATA[Thermal Relief for SMD components :  I only use thermal relief on...]]></title>
   <link>https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3847.html#3847</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> 1009<br /><strong>Posted:</strong> 10 Jul 2013 at 5:20pm<br /><br />I only use thermal relief on SMD when via is in pad. <div>&nbsp;</div><div>If the via has a 0.25 mm space between the via and the SMD pad, the trace that connects them is the Thermal Relief. </div><div>&nbsp;</div>]]>
   </description>
   <pubDate>Wed, 10 Jul 2013 17:20:07 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3847.html#3847</guid>
  </item> 
  <item>
   <title><![CDATA[Thermal Relief for SMD components :   So we are all familiar with...]]></title>
   <link>https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3845.html#3845</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=1092">DaveCowl</a><br /><strong>Subject:</strong> 1009<br /><strong>Posted:</strong> 10 Jul 2013 at 2:33pm<br /><br /><div>So we are all familiar with Thermal Relief for through hole parts.</div><div><br></div><div>What about SMD?</div><div><br></div><div>While it perhaps doesn't have a huge impact on the reflow process since the board is fully heated (?!?), it can certainly make rework difficult with regard to part removal and replacement.</div><div><br></div><div>Linear Tech encourages the use of solid planes and effectively therefore solder mask defined pads for their BGA and LGA modules. What about other BGAs?</div><div><br></div><div>Would using&nbsp;<span style="line-height: 1.4;">solder mask defined pads</span><span style="line-height: 1.4;">&nbsp;be problematic for BGA parts? IIRC, the ball encompasses the pad, which would not happen for&nbsp;</span><span style="line-height: 1.4;">solder mask defined pads.</span></div><div><span style="line-height: 1.4;"><br></span></div><div><span style="line-height: 1.4;">On the plus side, GND floods would have much better connectivity without thermal relief, especially in cases where you are reduced to 1 or 2 spokes due to other routing near the pad.</span></div><div><span style="line-height: 1.4;"><br></span></div><div><span style="line-height: 1.4;">Any thoughts on the pros and cons of thermal relief for BGA and other SMD parts?</span></div><div><span style="line-height: 1.4;"><br></span></div><div><span style="line-height: 1.4;">Cheers! Dave.</span></div><div><span style="line-height: 1.4;"><br></span></div><div><span style="line-height: 1.4;"><br></span></div>]]>
   </description>
   <pubDate>Wed, 10 Jul 2013 14:33:31 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/thermal-relief-for-smd-components_topic1009_post3845.html#3845</guid>
  </item> 
 </channel>
</rss>