PCB Libraries Forum Homepage
Forum Home Forum Home > PCB Footprint Expert > Questions & Answers
  New Posts New Posts RSS Feed - Overlay clearance to include solder mask
  FAQ FAQ  Forum Search   Events   Register Register  Login Login

Overlay clearance to include solder mask

 Post Reply Post Reply
Author
Message
NeilVPeers View Drop Down
Active User
Active User


Joined: 04 Aug 2016
Status: Offline
Points: 17
Post Options Post Options   Thanks (0) Thanks(0)   Quote NeilVPeers Quote  Post ReplyReply Direct Link To This Post Topic: Overlay clearance to include solder mask
    Posted: 17 Dec 2017 at 5:30am
Having created a footprint and then used it in Altium I am getting a silkscreen to solder mask error. 
The rules in PCB LE are set to give overlay clearance to copper and the footprint was correctly created to this rule.
Is there a way to include overlay clearance to solder mask or should I simply increase the clearance to copper to allow for my standard solder mask clearance?

Many thanks

Neil
  
Back to Top
Back to Top
Tom H View Drop Down
Admin Group
Admin Group
Avatar

Joined: 05 Jan 2012
Location: San Diego, CA
Status: Offline
Points: 5717
Post Options Post Options   Thanks (0) Thanks(0)   Quote Tom H Quote  Post ReplyReply Direct Link To This Post Posted: 17 Dec 2017 at 11:18am
In Preferences, the default Legend Clearance is set to 0.12 mm (5 mil) gap between the Legend and Pad. 

The typical solder mask swell today is 0.075 mm (3 mil) and many component mfr.'s are calling out 0.05 mm (2 mil) solder mask swell on their recommended patterns. 

Most Altium Users swell the solder mask in Altium Rules and the library has 1:1 scale solder mask. 

What is the Drafting Legend Clearance set up for in your Library Expert Preferences? 

What is the default solder mask swell set up in Altium? 

Stay connected - follow us! X - LinkedIn
Back to Top
NeilVPeers View Drop Down
Active User
Active User


Joined: 04 Aug 2016
Status: Offline
Points: 17
Post Options Post Options   Thanks (0) Thanks(0)   Quote NeilVPeers Quote  Post ReplyReply Direct Link To This Post Posted: 18 Dec 2017 at 2:18am
My default clearances are all set to 0.15 mm both in PCB LE and Altium - including the expansion rule.
This then means I need a nominal 0.6 mm silk (legend) to pad clearance to avoid the silk to solder mask error - which is fine by me. The question was more to do with what would be the correct method of setting this in PCB LE preferences.
Back to Top
Tom H View Drop Down
Admin Group
Admin Group
Avatar

Joined: 05 Jan 2012
Location: San Diego, CA
Status: Offline
Points: 5717
Post Options Post Options   Thanks (0) Thanks(0)   Quote Tom H Quote  Post ReplyReply Direct Link To This Post Posted: 18 Dec 2017 at 8:31am
All Legend data is set up in "Preferences > Drafting > Legend" if you are using V2017.21 Enterprise

Stay connected - follow us! X - LinkedIn
Back to Top
 Post Reply Post Reply

Forum Jump Forum Permissions View Drop Down



This page was generated in 0.187 seconds.