<?xml version="1.0" encoding="utf-8" ?>
<?xml-stylesheet type="text/xsl" href="RSS_xslt_style.asp" version="1.0" ?>
<rss version="2.0" xmlns:WebWizForums="https://syndication.webwiz.net/rss_namespace/">
 <channel>
  <title>PCB Libraries Forum : OrCAD Layout</title>
  <link>https://www.PCBLibraries.com/forum/</link>
  <description><![CDATA[This is an XML content feed of; PCB Libraries Forum : OrCAD Layout : Last 10 Posts]]></description>
  <pubDate>Wed, 15 Apr 2026 02:03:47 +0000</pubDate>
  <lastBuildDate>Tue, 13 Dec 2016 14:40:02 +0000</lastBuildDate>
  <docs>http://blogs.law.harvard.edu/tech/rss</docs>
  <generator>Web Wiz Forums 12.07</generator>
  <ttl>30</ttl>
  <WebWizForums:feedURL>https://www.PCBLibraries.com/forum/RSS_topic_feed.asp?FID=36</WebWizForums:feedURL>
  <image>
   <title><![CDATA[PCB Libraries Forum]]></title>
   <url>https://www.PCBLibraries.com/forum/forum_images/PCBLForumLogo.gif</url>
   <link>https://www.PCBLibraries.com/forum/</link>
  </image>
  <item>
   <title><![CDATA[OrCAD Layout : Via Naming Convention]]></title>
   <link>https://www.PCBLibraries.com/forum/via-naming-convention_topic2038_post8355.html#8355</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> Via Naming Convention<br /><strong>Posted:</strong> 13 Dec 2016 at 2:40pm<br /><br /><div>Where is a via naming convention at?</div><div><br></div><div>The anti-pad is for both Positive and Negative planes and it represents a very important value in the pad stack, especially for vias. </div><div><br></div><div>If the anti-pad diameter should not be larger than the pad annular ring + trace space. </div><div><br></div><div>You do not want to run high speed signal traces over a plane&nbsp;anti-pad. The plane is the signal return path and&nbsp;trace couples with the plane. </div><div><br></div><div>In the via pad stack, you have to define the pad, hole, anti-pad and direct plane connect (flood over) for a normal copper pour plane flood. </div><div><br></div>]]>
   </description>
   <pubDate>Tue, 13 Dec 2016 14:40:02 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/via-naming-convention_topic2038_post8355.html#8355</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : Via Naming Convention]]></title>
   <link>https://www.PCBLibraries.com/forum/via-naming-convention_topic2038_post8354.html#8354</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=9507">bnoel</a><br /><strong>Subject:</strong> Via Naming Convention<br /><strong>Posted:</strong> 13 Dec 2016 at 2:05pm<br /><br />Isn't it time to drop the zz from the following via naming conventinon: &nbsp;via-xx-yy-zz &nbsp;where xx is the pad diameter, yy is the hole diameter and zz is the anti-pad diameter? &nbsp;We haven't been using negative planes in years and I believe most EDA tools have gotten away from them too. &nbsp;Thoughts.]]>
   </description>
   <pubDate>Tue, 13 Dec 2016 14:05:40 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/via-naming-convention_topic2038_post8354.html#8354</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : OrCAD Footprint for Hirose Connectors]]></title>
   <link>https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4895.html#4895</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=1">Nick B</a><br /><strong>Subject:</strong> OrCAD Footprint for Hirose Connectors<br /><strong>Posted:</strong> 05 Feb 2014 at 2:30pm<br /><br /><p>It's coming... <a href="http://www.pcblibraries.com/pod" target="_blank" rel="nofollow">www.pcblibraries.com/pod</a></p><p><br></p>]]>
   </description>
   <pubDate>Wed, 05 Feb 2014 14:30:52 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4895.html#4895</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : OrCAD Footprint for Hirose Connectors]]></title>
   <link>https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4894.html#4894</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=1333">Terry</a><br /><strong>Subject:</strong> OrCAD Footprint for Hirose Connectors<br /><strong>Posted:</strong> 05 Feb 2014 at 2:28pm<br /><br />Tom,<div><br></div><div>How do you get access to Parts On Demand?</div>]]>
   </description>
   <pubDate>Wed, 05 Feb 2014 14:28:51 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4894.html#4894</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : OrCAD Footprint for Hirose Connectors]]></title>
   <link>https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4890.html#4890</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=6132">sundar</a><br /><strong>Subject:</strong> OrCAD Footprint for Hirose Connectors<br /><strong>Posted:</strong> 30 Jan 2014 at 12:20am<br /><br />Thank you Mr.Tom. ]]>
   </description>
   <pubDate>Thu, 30 Jan 2014 00:20:31 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4890.html#4890</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : OrCAD Footprint for Hirose Connectors]]></title>
   <link>https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4887.html#4887</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=3">Tom H</a><br /><strong>Subject:</strong> OrCAD Footprint for Hirose Connectors<br /><strong>Posted:</strong> 29 Jan 2014 at 7:58am<br /><br /><p>The FP Designer feature in the <a href="http://www.pcblibraries.com/libraryexpert" target="_blank" rel="nofollow"><strong>PCB Library Expert</strong></a> can create every Footprint for every Hirose connector. </p><p>The Parts on Demand (POD) will have hundreds of thousands for mfr. part numbers and we'll try to get several thousand Hirose connectors uploaded in FPX format&nbsp;for free download for the Library Expert users.</p>]]>
   </description>
   <pubDate>Wed, 29 Jan 2014 07:58:33 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4887.html#4887</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : OrCAD Footprint for Hirose Connectors]]></title>
   <link>https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4886.html#4886</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=6132">sundar</a><br /><strong>Subject:</strong> OrCAD Footprint for Hirose Connectors<br /><strong>Posted:</strong> 29 Jan 2014 at 2:34am<br /><br />I need&nbsp;an OrCAD PCB&nbsp;footprint for Hirose connector <strong>FX11A-100S/10SV</strong> please help me.<br><br>Thanks]]>
   </description>
   <pubDate>Wed, 29 Jan 2014 02:34:04 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/orcad-footprint-for-hirose-connectors_topic1246_post4886.html#4886</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : Footprint Libraries]]></title>
   <link>https://www.PCBLibraries.com/forum/footprint-libraries_topic583_post4789.html#4789</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=1">Nick B</a><br /><strong>Subject:</strong> Footprint Libraries<br /><strong>Posted:</strong> 19 Dec 2013 at 9:42pm<br /><br />Just download and run the PCB Library Expert Lite.<br>]]>
   </description>
   <pubDate>Thu, 19 Dec 2013 21:42:24 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/footprint-libraries_topic583_post4789.html#4789</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : Footprint Libraries]]></title>
   <link>https://www.PCBLibraries.com/forum/footprint-libraries_topic583_post4788.html#4788</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=7926">saravananjsrs</a><br /><strong>Subject:</strong> Footprint Libraries<br /><strong>Posted:</strong> 19 Dec 2013 at 8:17am<br /><br />please sent all tda ic st microelectronics foot prints including tda7483,tda7560 and KIA6210<br>]]>
   </description>
   <pubDate>Thu, 19 Dec 2013 08:17:05 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/footprint-libraries_topic583_post4788.html#4788</guid>
  </item> 
  <item>
   <title><![CDATA[OrCAD Layout : Footprint Libraries]]></title>
   <link>https://www.PCBLibraries.com/forum/footprint-libraries_topic583_post4315.html#4315</link>
   <description>
    <![CDATA[<strong>Author:</strong> <a href="https://www.PCBLibraries.com/forum/member_profile.asp?PF=1">Nick B</a><br /><strong>Subject:</strong> Footprint Libraries<br /><strong>Posted:</strong> 10 Sep 2013 at 1:21pm<br /><br />Have you tried the Library Expert Lite? It's available from our main webpage, or via the Download link at the top (banner).<div>&nbsp;</div><div>Nick</div><div>&nbsp;</div>]]>
   </description>
   <pubDate>Tue, 10 Sep 2013 13:21:03 +0000</pubDate>
   <guid isPermaLink="true">https://www.PCBLibraries.com/forum/footprint-libraries_topic583_post4315.html#4315</guid>
  </item> 
 </channel>
</rss>